Scaling down manufacturing dimensions to scale up chip production

Scaling down manufacturing dimensions to scale up chip production

by Hannah Weisman | Aug 30, 2024 | Fall 2024, News, Research, Small chips

Scaling down manufacturing dimensions to scale up chip production ASU researcher establishes accessible manufacturing method to prototype metasurfaces By Hannah WeismanAugust 1, 2024 Chao Wang, an electrical engineering researcher in the Ira A. Fulton Schools of...

RSS Full Circle: Fulton Engineering news

  • The hidden waste inside AI
  • AI leader Lei Yu returns to ASU to help shape the future
  • Making hidden networks smarter
  • The map that finds the truth and loses you
  • Cultivating a state of success
Ira A. Fulton Schools of Engineering Logo